


FIG. 1



*FIG. 2*

Memory Architecture With Single-Port Cell And Dual-Port (Read And Write) Functionality.

McAndrews, Held & Malloy, Ltd. - Ronald E. Larson, Esq.

S, Held & Malloy, Ltd. – Ronald E. Lars  
Esin Terzioglu et al. / Sheet 3 of 22

Esin Terzioglu et al. / Sheet 3 of 22  
Docket Number 13464US04 – Telephone: (312) 775-8000




FIG. 3




FIG. 4




FIG. 5





FIG. 6



*FIG. 7*





FIG. 8






FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15A




FIG. 15B




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22A




FIG. 22B